Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
IshKebab
on Jan 2, 2025
|
parent
|
context
|
favorite
| on:
XiangShan – Open-source high performance RISC-V pr...
That's a pretty huge amount of RAM even for a high performance core. The medium performance cores I've simulated use more like 300MB.
I suspect it is the Scala compilation that requires all the RAM rather Verilator or the simulator.
EastonMan
on Jan 6, 2025
|
next
[–]
No, the RAM is mainly used by verilator partitioning simulation logic to multiple threads. The Scala part (Chisel -> FIRRTL) runs pretty happy with a few gigs of RAM.
chrsw
on Jan 2, 2025
|
prev
[–]
Maybe, I've never used Scala before. But in my experience simulations are way more resource intensive than compilation.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
I suspect it is the Scala compilation that requires all the RAM rather Verilator or the simulator.